zhangpeng/rockchip
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

更改dcphy控制器

Browse Source
This commit is contained in:
zhangpeng
2025-11-06 14:52:07 +08:00
parent 8b1e982942
commit 440be3e956
3 changed files with 113 additions and 148 deletions
Download Patch File Download Diff File Expand all files Collapse all files

130
rk3588/zkzg_mipi.dtsi
View File

@@ -1,21 +1,9 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2022 www.veye.cc
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/ {
vcc_mipidcphy0: vcc-mipidcphy0-regulator {
status = "disabled";
compatible = "regulator-fixed";
gpio = <&gpio1 RK_PB1 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&mipidcphy0_pwr>;
regulator-name = "vcc_mipidcphy0";
enable-active-high;
};
};
&csi2_dcphy0 {
status = "okay";
@@ -27,12 +15,13 @@
#address-cells = <1>;
#size-cells = <0>;
mipidcphy0_in_ucam0: endpoint@1 {
reg = <1>;
remote-endpoint = <&mvcam_out0>;
mipidcphy0_in_ucam0: endpoint@0 {
reg = <0>;
remote-endpoint = <&mvcam_out4>;
data-lanes = <1 2 3 4>;
};
};
port@1 {
reg = <1>;
#address-cells = <1>;
@@ -46,42 +35,39 @@
};
};
&csi2_dcphy0_hw {
&i2c7 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&i2c7m0_xfer>;
mvcam_4: mvcam@3b{
status = "okay";
compatible = "veye,mvcam";
reg = <0x3b>;
clocks = <&cru CLK_MIPI_CAMARAOUT_M2>;
clock-names = "xvclk";
power-domains = <&power RK3588_PD_VI>;
pinctrl-names = "default";
pinctrl-0 = <&mipim0_camera2_clk>;
rockchip,grf = <&sys_grf>;
reset-gpios = <&gpio1 RK_PA3 GPIO_ACTIVE_HIGH>;
pwdn-gpios = <&gpio1 RK_PA5 GPIO_ACTIVE_HIGH>;
rockchip,camera-module-index = <0>;
rockchip,camera-module-facing = "back";
rockchip,camera-module-name = "NC";
rockchip,camera-module-lens-name = "NC";
port {
mvcam_out4: endpoint {
remote-endpoint = <&mipidcphy0_in_ucam0>;
data-lanes = <1 2 3 4>;
};
};
};
};
&i2c7 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&i2c7m0_xfer>;
mvcam: mvcam@3b{
compatible = "veye,mvcam";
reg = <0x3b>;
clocks = <&cru CLK_MIPI_CAMARAOUT_M2>;
clock-names = "xvclk";
pinctrl-names = "default";
pinctrl-0 = <&mipim0_camera2_clk>;
power-domains = <&power RK3588_PD_VI>;
//power-gpios = <&gpio4 RK_PB5 GPIO_ACTIVE_LOW>;
reset-gpios = <&gpio1 RK_PA3 GPIO_ACTIVE_HIGH>;
pwdn-gpios = <&gpio1 RK_PA5 GPIO_ACTIVE_HIGH>;
//avdd-supply = <&vcc_mipidcphy0>;
//firefly,clkout-enabled-index = <0>;
rockchip,camera-module-index = <0>;
rockchip,camera-module-facing = "back";
rockchip,camera-module-name = "NC";
rockchip,camera-module-lens-name = "NC";
port {
mvcam_out0: endpoint {
remote-endpoint = <&mipidcphy0_in_ucam0>;
data-lanes = <1 2 3 4>;
};
};
};
&mipi_dcphy0 {
status = "okay";
};
&mipi0_csi2 {
@@ -109,70 +95,42 @@
mipi0_csi2_output: endpoint@0 {
reg = <0>;
remote-endpoint = <&cif_mipi0_in0>;
remote-endpoint = <&cif_mipi_in0>;
};
};
};
};
&pinctrl {
cam {
mipidcphy0_pwr: mipidcphy0-pwr {
rockchip,pins =
/* camera power en */
<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
};
&rkcif {
&rkcif_mipi_lvds {
status = "okay";
// memory-region = <&cif_reserved>;
};
&rkcif_mipi_lvds2 {
status = "okay";
//firefly,yuv_camera;
port {
cif_mipi0_in0: endpoint {
cif_mipi_in0: endpoint {
remote-endpoint = <&mipi0_csi2_output>;
};
};
};
&rkcif_mipi_lvds2_sditf {
&rkcif_mipi_lvds_sditf {
status = "disabled";
port {
mipi_lvds2_sditf: endpoint {
remote-endpoint = <&isp0_vir0>;
mipi_lvds_sditf: endpoint {
remote-endpoint = <&isp1_in1>;
};
};
};
&rkcif_mmu {
status = "okay";
};
&rkisp0 {
status = "disabled";
};
&isp0_mmu {
status = "disabled";
};
&rkisp0_vir0 {
&rkisp1_vir0 {
status = "disabled";
port {
#address-cells = <1>;
#size-cells = <0>;
isp0_vir0: endpoint@0 {
isp1_in1: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi_lvds2_sditf>;
remote-endpoint = <&mipi_lvds_sditf>;
};
};
};