Files
rockchip/rk3588/zkzg_mipi.dtsi

137 lines
2.2 KiB
Plaintext
Raw Normal View History

2025-11-04 21:41:07 +08:00
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
2025-11-06 14:52:07 +08:00
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
2025-11-04 21:41:07 +08:00
*
*/
2025-10-28 19:08:22 +08:00
2025-11-04 21:41:07 +08:00
&csi2_dcphy0 {
2025-10-28 19:08:22 +08:00
status = "okay";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
2025-11-04 21:41:07 +08:00
2025-11-06 14:52:07 +08:00
mipidcphy0_in_ucam0: endpoint@0 {
reg = <0>;
remote-endpoint = <&mvcam_out4>;
2025-10-28 19:08:22 +08:00
data-lanes = <1 2 3 4>;
};
};
2025-11-06 14:52:07 +08:00
2025-10-28 19:08:22 +08:00
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
2025-11-04 21:41:07 +08:00
csidcphy0_out: endpoint@0 {
2025-10-28 19:08:22 +08:00
reg = <0>;
2025-11-04 21:41:07 +08:00
remote-endpoint = <&mipi0_csi2_input>;
2025-10-28 19:08:22 +08:00
};
};
};
};
2025-11-06 14:52:07 +08:00
&i2c7 {
2025-11-04 21:41:07 +08:00
status = "okay";
2025-11-06 14:52:07 +08:00
pinctrl-names = "default";
pinctrl-0 = <&i2c7m0_xfer>;
mvcam_4: mvcam@3b{
status = "okay";
compatible = "veye,mvcam";
reg = <0x3b>;
clocks = <&cru CLK_MIPI_CAMARAOUT_M2>;
clock-names = "xvclk";
power-domains = <&power RK3588_PD_VI>;
pinctrl-names = "default";
pinctrl-0 = <&mipim0_camera2_clk>;
rockchip,grf = <&sys_grf>;
reset-gpios = <&gpio1 RK_PA3 GPIO_ACTIVE_HIGH>;
pwdn-gpios = <&gpio1 RK_PA5 GPIO_ACTIVE_HIGH>;
rockchip,camera-module-index = <0>;
rockchip,camera-module-facing = "back";
rockchip,camera-module-name = "NC";
rockchip,camera-module-lens-name = "NC";
port {
mvcam_out4: endpoint {
remote-endpoint = <&mipidcphy0_in_ucam0>;
data-lanes = <1 2 3 4>;
};
};
};
2025-11-04 21:41:07 +08:00
2025-11-06 14:52:07 +08:00
};
2025-11-04 21:41:07 +08:00
2025-11-06 14:52:07 +08:00
&mipi_dcphy0 {
status = "okay";
2025-11-04 21:41:07 +08:00
};
&mipi0_csi2 {
2025-10-28 19:08:22 +08:00
status = "okay";
2025-11-04 21:41:07 +08:00
2025-10-28 19:08:22 +08:00
ports {
#address-cells = <1>;
#size-cells = <0>;
2025-11-04 21:41:07 +08:00
2025-10-28 19:08:22 +08:00
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
2025-11-04 21:41:07 +08:00
mipi0_csi2_input: endpoint@1 {
2025-10-28 19:08:22 +08:00
reg = <1>;
2025-11-04 21:41:07 +08:00
remote-endpoint = <&csidcphy0_out>;
2025-10-28 19:08:22 +08:00
};
};
2025-11-04 21:41:07 +08:00
2025-10-28 19:08:22 +08:00
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
2025-11-04 21:41:07 +08:00
mipi0_csi2_output: endpoint@0 {
2025-10-28 19:08:22 +08:00
reg = <0>;
2025-11-06 14:52:07 +08:00
remote-endpoint = <&cif_mipi_in0>;
2025-10-28 19:08:22 +08:00
};
};
};
};
2025-11-06 14:52:07 +08:00
&rkcif_mipi_lvds {
2025-11-04 21:41:07 +08:00
status = "okay";
2025-10-28 19:08:22 +08:00
port {
2025-11-06 14:52:07 +08:00
cif_mipi_in0: endpoint {
2025-11-04 21:41:07 +08:00
remote-endpoint = <&mipi0_csi2_output>;
2025-10-28 19:08:22 +08:00
};
};
};
2025-11-06 14:52:07 +08:00
&rkcif_mipi_lvds_sditf {
2025-11-04 21:41:07 +08:00
status = "disabled";
2025-10-28 19:08:22 +08:00
port {
2025-11-06 14:52:07 +08:00
mipi_lvds_sditf: endpoint {
remote-endpoint = <&isp1_in1>;
2025-10-28 19:08:22 +08:00
};
};
};
2025-11-06 14:52:07 +08:00
&rkisp1_vir0 {
2025-11-04 21:41:07 +08:00
status = "disabled";
2025-10-28 19:08:22 +08:00
port {
#address-cells = <1>;
#size-cells = <0>;
2025-11-06 14:52:07 +08:00
isp1_in1: endpoint@0 {
2025-10-28 19:08:22 +08:00
reg = <0>;
2025-11-06 14:52:07 +08:00
remote-endpoint = <&mipi_lvds_sditf>;
2025-10-28 19:08:22 +08:00
};
};
};