306 lines
9.6 KiB
Plaintext
Executable File
306 lines
9.6 KiB
Plaintext
Executable File
|
|
/ {
|
|
|
|
backlight: backlight {
|
|
status = "okay";
|
|
compatible = "pwm-backlight";
|
|
pwms = <&pwm0 0 25000 0>;
|
|
brightness-levels = <
|
|
0 1 2 3 4 5 6 7
|
|
8 9 10 11 12 13 14 15
|
|
16 17 18 19 20 21 22 23
|
|
24 25 26 27 28 29 30 31
|
|
32 33 34 35 36 37 38 39
|
|
40 41 42 43 44 45 46 47
|
|
48 49 50 51 52 53 54 55
|
|
56 57 58 59 60 61 62 63
|
|
64 65 66 67 68 69 70 71
|
|
72 73 74 75 76 77 78 79
|
|
80 81 82 83 84 85 86 87
|
|
88 89 90 91 92 93 94 95
|
|
96 97 98 99 100 101 102 103
|
|
104 105 106 107 108 109 110 111
|
|
112 113 114 115 116 117 118 119
|
|
120 121 122 123 124 125 126 127
|
|
128 129 130 131 132 133 134 135
|
|
136 137 138 139 140 141 142 143
|
|
144 145 146 147 148 149 150 151
|
|
152 153 154 155 156 157 158 159
|
|
160 161 162 163 164 165 166 167
|
|
168 169 170 171 172 173 174 175
|
|
176 177 178 179 180 181 182 183
|
|
184 185 186 187 188 189 190 191
|
|
192 193 194 195 196 197 198 199
|
|
200 201 202 203 204 205 206 207
|
|
208 209 210 211 212 213 214 215
|
|
216 217 218 219 220 221 222 223
|
|
224 225 226 227 228 229 230 231
|
|
232 233 234 235 236 237 238 239
|
|
240 241 242 243 244 245 246 247
|
|
248 249 250 251 252 253 254 255>;
|
|
default-brightness-level = <255>;
|
|
};
|
|
};
|
|
|
|
|
|
&hdmi {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
#sound-dai-cells = <0>;
|
|
ddc-i2c-scl-high-time-ns = <9625>;
|
|
ddc-i2c-scl-low-time-ns = <10000>;
|
|
status = "okay";
|
|
};
|
|
|
|
&pwm0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c4 {
|
|
status = "okay";
|
|
goodix_ts@5d {
|
|
compatible = "goodix,gt1x";
|
|
reg = <0x5d>;
|
|
goodix,rst-gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
|
|
goodix,irq-gpio = <&gpio1 22 IRQ_TYPE_EDGE_FALLING>;
|
|
|
|
};
|
|
};
|
|
|
|
&display_subsystem {
|
|
status = "okay";
|
|
|
|
ports = <&vopb_out>, <&vopl_out>;
|
|
logo-memory-region = <&drm_logo>;
|
|
|
|
route {
|
|
route_hdmi: route-hdmi {
|
|
status = "okay";
|
|
logo,uboot = "logo.bmp";
|
|
logo,kernel = "logo_kernel.bmp";
|
|
logo,mode = "center";
|
|
charge_logo,mode = "center";
|
|
connect = <&vopl_out_hdmi>;
|
|
};
|
|
|
|
route_dsi: route-dsi {
|
|
status = "okay";
|
|
logo,uboot = "logo.bmp";
|
|
logo,kernel = "logo_kernel.bmp";
|
|
logo,mode = "center";
|
|
charge_logo,mode = "center";
|
|
connect = <&vopb_out_dsi>;
|
|
};
|
|
|
|
route_dsi1: route-dsi1 {
|
|
status = "disabled";
|
|
logo,uboot = "logo.bmp";
|
|
logo,kernel = "logo_kernel.bmp";
|
|
logo,mode = "center";
|
|
charge_logo,mode = "center";
|
|
connect = <&vopl_out_dsi1>;
|
|
};
|
|
|
|
route_edp: route-edp {
|
|
status = "disabled";
|
|
logo,uboot = "logo.bmp";
|
|
logo,kernel = "logo_kernel.bmp";
|
|
logo,mode = "center";
|
|
charge_logo,mode = "center";
|
|
connect = <&vopb_out_edp>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&dsi {
|
|
status = "okay";
|
|
rockchip,lane-rate = <480>;
|
|
panel {
|
|
compatible ="simple-panel-dsi";
|
|
status = "okay";
|
|
reg = <0>;
|
|
power-supply = <&vcc3v3_sys>;
|
|
backlight = <&backlight>;
|
|
cmd_later_reset = <0>;
|
|
prepare-delay-ms = <100>;
|
|
reset-delay-ms = <10>;
|
|
init-delay-ms = <100>;
|
|
enable-delay-ms = <120>;
|
|
disable-delay-ms = <50>;
|
|
unprepare-delay-ms = <20>;
|
|
enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
|
|
reset-gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
|
|
dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST | MIPI_DSI_MODE_LPM|MIPI_DSI_MODE_EOT_PACKET)>;
|
|
dsi,format = <MIPI_DSI_FMT_RGB888>;
|
|
// bus-format = <MEDIA_BUS_FMT_RGB666_1X24>;
|
|
dsi,lanes = <4>;
|
|
|
|
//for king/rp/rd board cannot enable boot logo
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pwr_en>;
|
|
panel-init-sequence = [
|
|
39 00 04 B9 F1 12 83
|
|
39 00 1C BA 33 81 05 F9 0E 0E 20 00 00 00 00 00 00 00 44 25 00 91 0A 00 00 02 4F D1 00 00 37
|
|
39 00 05 B8 26 22 20 03
|
|
39 00 04 BF 02 11 00
|
|
39 00 0B B3 0C 10 0A 50 03 FF 00 00 00 00
|
|
39 00 0A C0 73 73 50 50 00 00 08 70 00
|
|
39 00 02 BC 46
|
|
39 00 02 CC 0B
|
|
39 00 02 B4 80
|
|
39 00 04 B2 C8 12 30
|
|
39 00 0F E3 07 07 0B 0B 03 0B 00 00 00 00 FF 00 C0 10
|
|
39 00 0D C1 53 00 1E 1E 77 C1 FF FF AF AF 7F 7F
|
|
39 00 03 B5 07 07
|
|
39 00 03 B6 70 70
|
|
39 00 07 C6 00 00 FF FF 01 FF
|
|
39 00 40 E9 C2 10 05 04 FE 02 81 12 31 45 3F 83 12 91 3B 2A 08 05 00 00 00 00 08 05 00 00 00 00 FF 02 46 02 48 68 88 88 88 80 88 FF 13 57 13 58 78 88 88 88 81 88 00 00 00 00 00 12 B1 3B 00 00 00 00 00
|
|
39 00 3E EA 00 1A 00 00 00 00 00 00 00 00 00 00 FF 31 75 31 18 78 88 88 88 85 88 FF 20 64 20 08 68 88 88 88 84 88 20 10 00 00 54 00 00 00 00 00 00 00 C0 00 00 0C 00 00 00 00 30 02 A1 00 00 00 00
|
|
39 00 23 E0 00 05 07 1A 39 3F 33 2C 06 0B 0D 11 13 12 14 10 1A 00 05 07 1A 39 3F 33 2C 06 0B 0D 11 13 12 14 10 1A
|
|
05 ff 01 11
|
|
05 78 01 29
|
|
|
|
];
|
|
|
|
panel-exit-sequence = [
|
|
05 00 01 28
|
|
05 78 01 10
|
|
];
|
|
|
|
display-timings {
|
|
native-mode = <&timing0>;
|
|
timing0: timing0 {
|
|
clock-frequency = <60000000>;
|
|
hactive = <720>;
|
|
vactive = <1280>;
|
|
hback-porch = <42>;
|
|
hfront-porch = <44>;
|
|
vback-porch = <10>;
|
|
vfront-porch = <14>;
|
|
hsync-len = <2>;
|
|
vsync-len = <2>;
|
|
hsync-active = <0>;
|
|
vsync-active = <0>;
|
|
de-active = <0>;
|
|
pixelclk-active = <0>;
|
|
};
|
|
timing1: timing1 {
|
|
clock-frequency = <148000000>;
|
|
hactive = <1920>;
|
|
vactive = <1080>;
|
|
hback-porch = <100>;
|
|
hfront-porch = <160>;
|
|
vback-porch = <25>;
|
|
vfront-porch = <10>;
|
|
hsync-len = <20>;
|
|
vsync-len = <10>;
|
|
hsync-active = <0>;
|
|
vsync-active = <0>;
|
|
de-active = <0>;
|
|
pixelclk-active = <1>;
|
|
};
|
|
|
|
};
|
|
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
panel_in_dsi: endpoint {
|
|
remote-endpoint = <&dsi_out_panel>;
|
|
};
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
dsi_out_panel: endpoint {
|
|
remote-endpoint = <&panel_in_dsi>;
|
|
};
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
&vopb {
|
|
assigned-clocks = <&cru DCLK_VOP0_DIV>;
|
|
assigned-clock-parents = <&cru PLL_CPLL>;
|
|
//assigned-clock-parents = <&cru PLL_VPLL>;
|
|
status = "okay";
|
|
};
|
|
|
|
&vopb_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&vopl {
|
|
assigned-clocks = <&cru DCLK_VOP1_DIV>;
|
|
assigned-clock-parents = <&cru PLL_VPLL>;
|
|
//assigned-clock-parents = <&cru PLL_CPLL>;
|
|
status = "okay";
|
|
};
|
|
|
|
&vopl_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&dsi_in_vopl {
|
|
status = "disabled";
|
|
};
|
|
|
|
&dsi_in_vopb {
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmi_in_vopb {
|
|
status = "disabled";
|
|
};
|
|
|
|
&hdmi_in_vopl {
|
|
status = "okay";
|
|
};
|
|
|
|
&edp_in_vopb {
|
|
status = "disabled";
|
|
};
|
|
|
|
&edp_in_vopl {
|
|
status = "disabled";
|
|
};
|
|
|
|
&dsi1_in_vopb {
|
|
status = "disabled";
|
|
};
|
|
|
|
&dsi1_in_vopl {
|
|
status = "disabled";
|
|
};
|
|
|
|
&route_hdmi {
|
|
status = "okay";
|
|
connect = <&vopl_out_hdmi>;
|
|
};
|
|
|
|
&route_dsi {
|
|
status = "okay";
|
|
connect = <&vopb_out_dsi>;
|
|
};
|
|
|
|
&pinctrl{
|
|
pwr_5v {
|
|
pwr_en: pwr-en {
|
|
rockchip,pins = //<1 13 RK_FUNC_GPIO &pcfg_pull_up>,
|
|
<4 30 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
};
|
|
};
|
|
};
|