rockchip/rk356x/lga-rk3566.dts
2025-04-28 11:36:59 +08:00

469 lines
12 KiB
Plaintext
Executable File

// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2020 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
//rk3566-evb1-ddr4-v10
//#include "rk3566-evb1-ddr4-v10.dtsi"
#include "rk3566-evb-rpdzkj-rk809-syr837.dtsi"
#include "../rk3568-linux.dtsi"
/*************************camera***********************/
#include "rp-mipi-camera-gc2093-rk3566.dtsi"
/***************************************************/
/*************************adc key***********************/
#include "rp-adc-key.dtsi"
/***************************************************/
/*************************gmac***********************/
#include "rp-gmac1-m0-pro-rk3566.dtsi"
/***************************************************/
/*************************pcie***********************/
#include "rk3568-pcie2x1.dtsi"
/***************************************************/
/***************** SINGLE LCD (LCD + HDMI) ****************/
#include "lcd-gpio-lga-rk3566.dtsi"
/* HDMI only */
//#include "rp-lcd-hdmi.dtsi"
/** MIPI DSI0 */
//#include "rp-lcd-mipi0-5-720-1280-v2-boxTP.dtsi"
//#include "rp-lcd-mipi0-7-720-1280.dtsi"
//#include "rp-lcd-mipi0-8-800-1280-v3.dtsi"
#include "rp-lcd-mipi0-7-1024-600.dtsi"
//#include "rp-lcd-mipi0-8-1200-1920.dtsi"
//#include "rp-lcd-mipi0-10-800-1280-v3.dtsi"
//#include "rp-lcd-mipi0-10-1200-1920.dtsi"
/** mipi0 to LVDS */
//#include "rp-lcd-mipi0tolvds-gm8775c-10-1024-600-raw.dtsi"
//#include "rp-lcd-mipi0tolvds-gm8775c-1920-1080.dtsi"
/** LVDS + HDMI */
//#include "rp-lcd-lvds-7-1024-600-v2.dtsi"
/** EDP */
//#include "rp-lcd-edp-13.3-15.6-1920-1080.dtsi"
//null
/ {
model = "lga-rk3566";
compatible = "rpdzkj,lga-rk3566", "rockchip,rk3566";
vcc3v3_pcie3: gpio-regulator-pcie3 {
compatible = "regulator-fixed";
regulator-name = "vcc3v3_pcie3";
regulator-always-on;
regulator-boot-on;
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
enable-active-high;
gpio = <&gpio0 RK_PD6 GPIO_ACTIVE_HIGH>; //In the uboot phase fixed.c resolves gpio
pinctrl-names = "default";
pinctrl-0 = <&vcc3v3_pcie30>;
};
fan_gpio_control {
compatible = "fan_gpio_control";
gpio-pin = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>;
thermal-zone = "soc-thermal";
threshold-temp = <60000>; //60C
running-time = <10000>; //10s
status = "okay";
};
rp_power{
status = "okay";
compatible = "rp_power";
rp_not_deep_sleep = <1>;
//#define GPIO_FUNCTION_OUTPUT 0
//#define GPIO_FUNCTION_INPUT 1
//#define GPIO_FUNCTION_IRQ 2
//#define GPIO_FUNCTION_FLASH 3
//#define GPIO_FUNCTION_OUTPUT_CTRL 4
/**
* gpioxxx { // the node name will display on /proc/rp_power, you can define any character string
* gpio_num = <>; // gpio you want ot control
* gpio_function = <>; // function of current gpio, refer to above define.
* };
*/
/******* sytem power en pin, donnot change it only if you know what you are doing */
pwr_en { //vdd 12v/5v/3.3v enable
gpio_num = <&gpio2 RK_PB3 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
vdd_3g { //vdd_3G 3.3v enable
gpio_num = <&gpio1 RK_PC7 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
spk_en { //SPK ENABLE
gpio_num = <&gpio4 RK_PC4 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
spk_mute { //SPK MUTE, high active, nomal low
gpio_num = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>;
gpio_function = <4>;
};
hub_rst { //usb hub reset pin
gpio_num = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
host1_5v { //host1 usb2.0 power en
gpio_num = <&gpio1 RK_PD1 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
host2_5v { //host2 usb2.0 power en
gpio_num = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
host3_5v { //host2 usb2.0 power en
gpio_num = <&gpio1 RK_PD4 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
usb20_5v { //usb2.0 power en
gpio_num = <&gpio1 RK_PD3 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
usb30_5v { //usb3.0 power en
gpio_num = <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
otg_5v { //OTG host power en
gpio_num = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
gpio_function = <4>;
};
otg_mode { //OTG SWITCH, high is mean otg_id to 0, foece host mode
gpio_num = <&gpio0 RK_PC2 GPIO_ACTIVE_LOW>;
gpio_function = <4>;
};
led { //system led
gpio_num = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
gpio_function = <3>;
};
//fan { //fan en
// gpio_num = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>;
// gpio_function = <4>;
//};
};
rp_gpio{
status = "okay";
compatible = "rp_gpio";
/***** gpio, add you want to control as blow */
gpio0c5 {
gpio_num = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
gpio0c7 {
gpio_num = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
gpio1a4 {
gpio_num = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
gpio2b4 {
gpio_num = <&gpio2 RK_PB4 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
gpio2b3 {
gpio_num = <&gpio2 RK_PB3 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
gpio0d4 {
gpio_num = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
gpio0d3 {
gpio_num = <&gpio0 RK_PD3 GPIO_ACTIVE_HIGH>;
gpio_function = <0>;
};
};
/** 24M osc clock to mcp2515 */
osc_24m: osc24m {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <24000000>;
};
fiq-debugger {
compatible = "rockchip,fiq-debugger";
rockchip,serial-id = <2>;
rockchip,wake-irq = <0>;
/* If enable uart uses irq instead of fiq */
rockchip,irq-mode-enable = <1>;
rockchip,baudrate = <115200>; /* Only 115200 and 1500000 */
interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_LOW>;
pinctrl-names = "default";
pinctrl-0 = <&uart2m0_xfer>;
status = "okay";
};
};
&pmu_io_domains {
status = "okay";
pmuio2-supply = <&vcc3v3_pmu>;
vccio1-supply = <&vccio_acodec>;
vccio3-supply = <&vccio_sd>;
vccio4-supply = <&vcc_3v3>;
vccio5-supply = <&vcc_3v3>;
vccio6-supply = <&vcc_1v8>;
vccio7-supply = <&vcc_3v3>;
};
&pwm7 {
/** disable for used to be led control */
status = "disabled";
};
&i2c4 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&i2c4m1_xfer>;
rtc@51 {
status = "okay";
compatible = "rtc,hym8563";
reg = <0x51>;
irq_gpio = <&gpio2 RK_PB4 GPIO_ACTIVE_LOW>;
};
};
&i2c5 {
status = "disabled";
};
&gmac1 {
tx_delay = <0x49>;
rx_delay = <0x2d>;
};
&uart0 {
status = "okay";
};
&uart3 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&uart3m0_xfer>;
};
&uart5 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&uart5m1_xfer>;
};
&uart6 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&uart6m0_xfer>;
};
&uart7 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&uart7m0_xfer>;
};
&uart9 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&uart9m0_xfer>;
};
&spi1 {
status = "okay";
/* rewrite pinctrl, for cs1 used to be gpio */
pinctrl-0 = <&spi1m0_cs0 &spi1m0_pins>;
pinctrl-1 = <&spi1m0_cs0 &spi1m0_pins_hs>;
spi2can: mcp2515@0 {
compatible = "microchip,mcp2515";
reg = <0>;
clocks = <&osc_24m>;
interrupt-parent = <&gpio2>;
interrupts = <RK_PC6 IRQ_TYPE_LEVEL_LOW>;
// vdd-supply = <&reg5v0>;
// xceiver-supply = <&reg5v0>;
spi-max-frequency = <10000000>;
};
};
&spi2 {
status = "okay";
/* rewrite pinctrl, for cs1 used to be gpio */
pinctrl-0 = <&spi2m0_cs0 &spi2m0_pins>;
pinctrl-1 = <&spi2m0_cs0 &spi2m0_pins_hs>;
spi2_dev@0 {
compatible = "rockchip,spidev";
reg = <0>;
spi-max-frequency = <12000000>;
spi-lsb-first;
};
};
&spi3 {
status = "okay";
/* rewrite pinctrl for cs1 used to be camera clk */
pinctrl-0 = <&spi3m1_cs0 &spi3m1_pins>;
pinctrl-1 = <&spi3m1_cs0 &spi3m1_pins_hs>;
spi3_dev@0 {
compatible = "rockchip,spidev";
reg = <0>;
spi-max-frequency = <12000000>;
spi-lsb-first;
};
};
/*************************wifi bt***********************/
&uart1 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&uart1m1_xfer &uart1m1_ctsn>;
};
&wireless_wlan {
pinctrl-names = "default";
pinctrl-0 = <&wifi_host_wake_irq>;
WIFI,host_wake_irq = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>;
};
/** camera config */
&vcc_camera {
pinctrl-names = "default";
pinctrl-0 = <&camera_pwr>;
gpio = <&gpio4 RK_PA1 GPIO_ACTIVE_HIGH>;
};
&gc2093 {
pwdn-gpios = <&gpio4 RK_PA0 GPIO_ACTIVE_HIGH>;
};
/** pinctrl of camera power en */
&camera_pwr {
rockchip,pins =
/* camera power en */
<4 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
};
/***************************************************/
&dmc {
status = "disabled";
};
&dfi {
status = "disabled";
};
/** LCD configuration */
#ifdef RP_MIPI02LVDS
//pwm and enable pin may be inverted if use mipi2lvds
#if !defined(RP_DUALLVDS)
//but dual lvds donot need invert
&backlight4 {
pwms = <&pwm4 0 25000 1>;
};
#else
&backlight4 {
pwms = <&pwm4 0 25000 0>;
};
#endif
&vcc3v3_lcd0_n {
/delete-property/ enable-active-high;
enable-active-low;
};
#endif
/** pcie2x1 configuration */
&vcc3v3_pcie {
gpio = <&gpio1 RK_PD0 GPIO_ACTIVE_HIGH>;
};
&pcie2x1 {
reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
};
&rk_headset {
pinctrl-names = "default";
pinctrl-0 = <&hp_det>;
headset_gpio = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
};
&i2c1 {
status = "okay";
};
&pinctrl {
vcc3v3-pcie3 {
vcc3v3_pcie30: vcc3v3-pcie3 {
rockchip,pins = <0 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
headphone {
hp_det: hp-det {
rockchip,pins = <3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_down>;
};
};
wireless-wlan {
wifi_host_wake_irq: wifi-host-wake-irq {
rockchip,pins = <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_down>;
};
};
};