129 lines
2.2 KiB
Plaintext
129 lines
2.2 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
/*
|
||
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
|
||
*
|
||
*/
|
||
|
||
&csi2_dcphy0 {
|
||
status = "okay";
|
||
|
||
ports {
|
||
#address-cells = <1>;
|
||
#size-cells = <0>;
|
||
port@0 {
|
||
reg = <0>;
|
||
#address-cells = <1>;
|
||
#size-cells = <0>;
|
||
|
||
mipidcphy0_in_ucam0: endpoint@0 {
|
||
reg = <0>;
|
||
remote-endpoint = <&mvcam_out4>;
|
||
data-lanes = <1 2 3 4>;
|
||
};
|
||
};
|
||
|
||
port@1 {
|
||
reg = <1>;
|
||
#address-cells = <1>;
|
||
#size-cells = <0>;
|
||
|
||
csidcphy0_out: endpoint@0 {
|
||
reg = <0>;
|
||
remote-endpoint = <&mipi0_csi2_input>;
|
||
};
|
||
};
|
||
};
|
||
};
|
||
|
||
&i2c7 {
|
||
status = "okay";
|
||
pinctrl-names = "default";
|
||
pinctrl-0 = <&i2c7m0_xfer>;
|
||
|
||
mvcam_4: mvcam@3b{
|
||
status = "okay";
|
||
compatible = "veye,mvcam";
|
||
reg = <0x3b>;
|
||
clocks = <&cru CLK_MIPI_CAMARAOUT_M2>;
|
||
clock-names = "xvclk";
|
||
power-domains = <&power RK3588_PD_VI>;
|
||
pinctrl-names = "default";
|
||
pinctrl-0 = <&mipim0_camera2_clk>;
|
||
rockchip,grf = <&sys_grf>;
|
||
reset-gpios = <&gpio1 RK_PA3 GPIO_ACTIVE_HIGH>;
|
||
pwdn-gpios = <&gpio1 RK_PA5 GPIO_ACTIVE_HIGH>;
|
||
rockchip,camera-module-index = <0>;
|
||
rockchip,camera-module-facing = "back";
|
||
rockchip,camera-module-name = "NC";
|
||
rockchip,camera-module-lens-name = "NC";
|
||
port {
|
||
mvcam_out4: endpoint {
|
||
remote-endpoint = <&mipidcphy0_in_ucam0>;
|
||
data-lanes = <1 2 3 4>;
|
||
};
|
||
};
|
||
};
|
||
};
|
||
|
||
&mipi_dcphy0 {
|
||
status = "okay";
|
||
};
|
||
|
||
&mipi0_csi2 {
|
||
status = "okay";
|
||
|
||
ports {
|
||
#address-cells = <1>;
|
||
#size-cells = <0>;
|
||
|
||
port@0 {
|
||
reg = <0>;
|
||
#address-cells = <1>;
|
||
#size-cells = <0>;
|
||
|
||
// 修正这里：endpoint@0 和 reg = <0>
|
||
mipi0_csi2_input: endpoint@0 {
|
||
reg = <0>;
|
||
remote-endpoint = <&csidcphy0_out>;
|
||
};
|
||
};
|
||
|
||
port@1 {
|
||
reg = <1>;
|
||
#address-cells = <1>;
|
||
#size-cells = <0>;
|
||
|
||
mipi0_csi2_output: endpoint@0 {
|
||
reg = <0>;
|
||
remote-endpoint = <&cif_mipi_in0>;
|
||
};
|
||
};
|
||
};
|
||
};
|
||
|
||
&rkcif {
|
||
status = "okay";
|
||
};
|
||
|
||
&rkcif_mmu {
|
||
status = "okay";
|
||
};
|
||
|
||
&rkcif_mipi_lvds {
|
||
status = "okay";
|
||
|
||
port {
|
||
cif_mipi_in0: endpoint {
|
||
remote-endpoint = <&mipi0_csi2_output>;
|
||
};
|
||
};
|
||
};
|
||
|
||
// 以下ISP相关配置可以保持disabled，先确保基础链路通
|
||
&rkcif_mipi_lvds_sditf {
|
||
status = "disabled";
|
||
};
|
||
|
||
&rkisp1_vir0 {
|
||
status = "disabled";
|
||
}; |