调试PWM成功
This commit is contained in:
parent
3bbdf81bc5
commit
d2ec2b532e
@ -14951,3 +14951,19 @@ clock-names = "hdmi0_phy_pll", "hdmi1_phy_pll";
|
|||||||
&hdptxphy_hdmi_clk1 {
|
&hdptxphy_hdmi_clk1 {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pwm0 {
|
||||||
|
status = "okay";
|
||||||
|
compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
|
||||||
|
pinctrl-names = "active";
|
||||||
|
pinctrl-0 = <&pwm0m2_pins>;
|
||||||
|
#pwm-cells = <3>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&pwm13 {
|
||||||
|
status = "okay";
|
||||||
|
compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
|
||||||
|
pinctrl-names = "active";
|
||||||
|
pinctrl-0 = <&pwm13m2_pins>;
|
||||||
|
#pwm-cells = <3>;
|
||||||
|
};
|
||||||
|
Binary file not shown.
@ -284,3 +284,19 @@ clock-names = "hdmi0_phy_pll", "hdmi1_phy_pll";
|
|||||||
&hdptxphy_hdmi_clk1 {
|
&hdptxphy_hdmi_clk1 {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pwm0 {
|
||||||
|
status = "okay";
|
||||||
|
compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
|
||||||
|
pinctrl-names = "active";
|
||||||
|
pinctrl-0 = <&pwm0m2_pins>; // 选择 PWM1 的引脚复用
|
||||||
|
#pwm-cells = <3>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&pwm13 {
|
||||||
|
status = "okay";
|
||||||
|
compatible = "rockchip,rk3588-pwm", "rockchip,rk3328-pwm";
|
||||||
|
pinctrl-names = "active";
|
||||||
|
pinctrl-0 = <&pwm13m2_pins>; // 选择 PWM1 的引脚复用和UART1 M1引脚冲突了
|
||||||
|
#pwm-cells = <3>;
|
||||||
|
};
|
Loading…
Reference in New Issue
Block a user