Files
rockchip/rk356x/rp-gmac0-pro-rk3568.dtsi

36 lines
957 B
Plaintext
Raw Normal View History

2025-04-28 11:36:59 +08:00
2025-10-23 10:27:56 +08:00
&gmac0 {
phy-mode = "rgmii";
clock_in_out = "input";
snps,reset-gpio = <&gpio2 RK_PC5 GPIO_ACTIVE_LOW>;
snps,reset-active-low;
/* Reset time is 20ms, 100ms for rtl8211f */
snps,reset-delays-us = <0 20000 100000>;
2025-04-28 11:36:59 +08:00
2025-10-23 10:27:56 +08:00
assigned-clocks = <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>;
assigned-clock-parents = <&cru SCLK_GMAC0_RGMII_SPEED>, <&gmac0_clkin>;
assigned-clock-rates = <0>, <125000000>;
2025-04-28 11:36:59 +08:00
2025-10-23 10:27:56 +08:00
pinctrl-names = "default";
pinctrl-0 = <&gmac0_miim
&gmac0_tx_bus2
&gmac0_rx_bus2
&gmac0_rgmii_clk_level2
&gmac0_rgmii_bus
&gmac0_clkinout>;
2025-04-28 11:36:59 +08:00
2025-10-23 10:24:03 +08:00
2025-10-23 10:27:56 +08:00
tx_delay = <0x3c>;
rx_delay = <0x2f>;
2025-10-23 10:24:03 +08:00
2025-10-23 10:27:56 +08:00
phy-handle = <&rgmii_phy0>;
2025-10-23 10:24:03 +08:00
status = "okay";
};
2025-10-23 10:27:56 +08:00
&mdio0 {
rgmii_phy0: phy@0 {
compatible = "ethernet-phy-ieee802.3-c22";
reg = <0x0>;
2025-10-23 10:24:03 +08:00
};
2025-10-23 10:27:56 +08:00
};