91 lines
2.8 KiB
C
91 lines
2.8 KiB
C
![]() |
/**
|
|||
|
****************************************************************************************************
|
|||
|
* @file gtim.h
|
|||
|
* @author <EFBFBD><EFBFBD><EFBFBD><EFBFBD>ԭ<EFBFBD><EFBFBD><EFBFBD>Ŷ<EFBFBD>(ALIENTEK)
|
|||
|
* @version V1.1
|
|||
|
* @date 2021-10-15
|
|||
|
* @brief ͨ<EFBFBD>ö<EFBFBD>ʱ<EFBFBD><EFBFBD> <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* @license Copyright (c) 2020-2032, <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ӿƼ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>˾
|
|||
|
****************************************************************************************************
|
|||
|
* @attention
|
|||
|
*
|
|||
|
* ʵ<EFBFBD><EFBFBD>ƽ̨:<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ԭ<EFBFBD><EFBFBD> ̽<EFBFBD><EFBFBD><EFBFBD><EFBFBD> F407<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ƶ:www.yuanzige.com
|
|||
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>̳:www.openedv.com
|
|||
|
* <EFBFBD><EFBFBD>˾<EFBFBD><EFBFBD>ַ:www.alientek.com
|
|||
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ַ:openedv.taobao.com
|
|||
|
*
|
|||
|
* <EFBFBD><EFBFBD>˵<EFBFBD><EFBFBD>
|
|||
|
* V1.0 20211015
|
|||
|
* <EFBFBD><EFBFBD>һ<EFBFBD>η<EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* V1.1 20211015
|
|||
|
* 1,<EFBFBD><EFBFBD><EFBFBD><EFBFBD>gtim_timx_pwm_chy_init<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
*
|
|||
|
****************************************************************************************************
|
|||
|
*/
|
|||
|
|
|||
|
#ifndef __GTIM_H
|
|||
|
#define __GTIM_H
|
|||
|
|
|||
|
#include "./SYSTEM/sys/sys.h"
|
|||
|
|
|||
|
|
|||
|
/****************************************************************************************************/
|
|||
|
/* ͨ<>ö<EFBFBD>ʱ<EFBFBD><CAB1> <20><><EFBFBD><EFBFBD> */
|
|||
|
|
|||
|
/* TIMX <20>ж϶<D0B6><CFB6><EFBFBD>
|
|||
|
* Ĭ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>TIM2~TIM5
|
|||
|
* ע<EFBFBD><EFBFBD>: ͨ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>4<EFBFBD><EFBFBD><EFBFBD>궨<EFBFBD><EFBFBD>,<EFBFBD><EFBFBD><EFBFBD><EFBFBD>֧<EFBFBD><EFBFBD>TIM1~TIM8<EFBFBD><EFBFBD><EFBFBD><EFBFBD>һ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD><EFBFBD>.
|
|||
|
*/
|
|||
|
|
|||
|
#define GTIM_TIMX_INT TIM2
|
|||
|
#define GTIM_TIMX_INT_IRQn TIM2_IRQn
|
|||
|
#define GTIM_TIMX_INT_IRQHandler TIM2_IRQHandler
|
|||
|
#define GTIM_TIMX_INT_CLK_ENABLE() do{ __HAL_RCC_TIM2_CLK_ENABLE(); }while(0) /* TIM3 ʱ<><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
|||
|
/*********************************<2A><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ͨ<EFBFBD>ö<EFBFBD>ʱ<EFBFBD><CAB1>PWM<57><4D><EFBFBD><EFBFBD>ʵ<EFBFBD><CAB5><EFBFBD><EFBFBD><EFBFBD>غ궨<D8BA><EAB6A8>*************************************/
|
|||
|
|
|||
|
/* TIMX PWM<57><4D><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>PWM<EFBFBD><EFBFBD><EFBFBD><EFBFBD>LED0(RED)<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* Ĭ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>TIM2~TIM5
|
|||
|
* ע<EFBFBD><EFBFBD>: ͨ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>⼸<EFBFBD><EFBFBD><EFBFBD>궨<EFBFBD><EFBFBD>,<EFBFBD><EFBFBD><EFBFBD><EFBFBD>֧<EFBFBD><EFBFBD>TIM1~TIM8<EFBFBD><EFBFBD><EFBFBD><EFBFBD>һ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD><EFBFBD>,<EFBFBD><EFBFBD><EFBFBD><EFBFBD>һ<EFBFBD><EFBFBD>IO<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>PWM
|
|||
|
*/
|
|||
|
#define GTIM_TIMX_PWM_CHY_GPIO_PORT GPIOA
|
|||
|
#define GTIM_TIMX_PWM_CHY_GPIO_PIN GPIO_PIN_2
|
|||
|
#define GTIM_TIMX_PWM_CHY_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOA_CLK_ENABLE(); }while(0) /* PF<50><46>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
#define GTIM_TIMX_PWM_CHY_GPIO_AF GPIO_AF1_TIM2 /* <20>˿ڸ<CBBF><DAB8>õ<EFBFBD>TIM14 */
|
|||
|
|
|||
|
/* TIMX REMAP<41><50><EFBFBD><EFBFBD>
|
|||
|
* <EFBFBD><EFBFBD>Ϊ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>LED0<EFBFBD><EFBFBD><EFBFBD><EFBFBD>PF9<EFBFBD><EFBFBD>, <EFBFBD><EFBFBD><EFBFBD><EFBFBD>ͨ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>TIM14<EFBFBD>IJ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ӳ<EFBFBD>书<EFBFBD><EFBFBD>, <EFBFBD><EFBFBD><EFBFBD>ܽ<EFBFBD>TIM14_CH1<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>PF9<EFBFBD><EFBFBD>
|
|||
|
*/
|
|||
|
|
|||
|
#define GTIM_TIMX_PWM TIM2 /* TIM14 */
|
|||
|
#define GTIM_TIMX_PWM_CHY TIM_CHANNEL_3 /* ͨ<><CDA8>Y, 1<= Y <=4 */
|
|||
|
#define GTIM_TIMX_PWM_CHY_CCRX TIM2->CCR1 /* ͨ<><CDA8>Y<EFBFBD><59><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ȽϼĴ<CFBC><C4B4><EFBFBD> */
|
|||
|
#define GTIM_TIMX_PWM_CHY_CLK_ENABLE() do{ __HAL_RCC_TIM2_CLK_ENABLE(); }while(0) /* TIM14 ʱ<><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
|||
|
/****************************************************************************************************/
|
|||
|
|
|||
|
void gtim_timx_int_init(uint16_t arr, uint16_t psc); /* ͨ<>ö<EFBFBD>ʱ<EFBFBD><CAB1> <20><>ʱ<EFBFBD>жϳ<D0B6>ʼ<EFBFBD><CABC><EFBFBD><EFBFBD><EFBFBD><EFBFBD> */
|
|||
|
void gtim_timx_pwm_chy_init(uint16_t arr, uint16_t psc); /* ͨ<>ö<EFBFBD>ʱ<EFBFBD><CAB1> PWM<57><4D>ʼ<EFBFBD><CABC><EFBFBD><EFBFBD><EFBFBD><EFBFBD> */
|
|||
|
|
|||
|
extern TIM_HandleTypeDef g_timx_pwm_chy_handle; /* <20><>ʱ<EFBFBD><CAB1>x<EFBFBD><78><EFBFBD><EFBFBD> */
|
|||
|
#endif
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|
|||
|
|