85 lines
2.5 KiB
C
85 lines
2.5 KiB
C
|
/**
|
|||
|
|
****************************************************************************************************
|
|||
|
|
* @file key.h
|
|||
|
|
* @author <EFBFBD><EFBFBD><EFBFBD><EFBFBD>ԭ<EFBFBD><EFBFBD><EFBFBD>Ŷ<EFBFBD>(ALIENTEK)
|
|||
|
|
* @version V1.0
|
|||
|
|
* @date 2021-10-14
|
|||
|
|
* @brief <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
* @license Copyright (c) 2020-2032, <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ӿƼ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>˾
|
|||
|
|
****************************************************************************************************
|
|||
|
|
* @attention
|
|||
|
|
*
|
|||
|
|
* ʵ<EFBFBD><EFBFBD>ƽ̨:<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ԭ<EFBFBD><EFBFBD> ̽<EFBFBD><EFBFBD><EFBFBD><EFBFBD> F407<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ƶ:www.yuanzige.com
|
|||
|
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>̳:www.openedv.com
|
|||
|
|
* <EFBFBD><EFBFBD>˾<EFBFBD><EFBFBD>ַ:www.alientek.com
|
|||
|
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ַ:openedv.taobao.com
|
|||
|
|
*
|
|||
|
|
* <EFBFBD><EFBFBD>˵<EFBFBD><EFBFBD>
|
|||
|
|
* V1.0 20211014
|
|||
|
|
* <EFBFBD><EFBFBD>һ<EFBFBD>η<EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
****************************************************************************************************
|
|||
|
|
*/
|
|||
|
|
|
|||
|
|
#ifndef __KEY_H
|
|||
|
|
#define __KEY_H
|
|||
|
|
|
|||
|
|
#include "./SYSTEM/sys/sys.h"
|
|||
|
|
|
|||
|
|
|
|||
|
|
/******************************************************************************************/
|
|||
|
|
/* <20><><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD> */
|
|||
|
|
|
|||
|
|
#define KEY0_GPIO_PORT GPIOE
|
|||
|
|
#define KEY0_GPIO_PIN GPIO_PIN_4
|
|||
|
|
#define KEY0_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOE_CLK_ENABLE(); }while(0) /* PE<50><45>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
|
|||
|
|
#define KEY1_GPIO_PORT GPIOE
|
|||
|
|
#define KEY1_GPIO_PIN GPIO_PIN_3
|
|||
|
|
#define KEY1_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOE_CLK_ENABLE(); }while(0) /* PE<50><45>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
|
|||
|
|
#define KEY2_GPIO_PORT GPIOE
|
|||
|
|
#define KEY2_GPIO_PIN GPIO_PIN_2
|
|||
|
|
#define KEY2_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOE_CLK_ENABLE(); }while(0) /* PE<50><45>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
|
|||
|
|
#define WKUP_GPIO_PORT GPIOA
|
|||
|
|
#define WKUP_GPIO_PIN GPIO_PIN_0
|
|||
|
|
#define WKUP_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOA_CLK_ENABLE(); }while(0) /* PA<50><41>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
|
|||
|
|
/******************************************************************************************/
|
|||
|
|
|
|||
|
|
#define KEY0 HAL_GPIO_ReadPin(KEY0_GPIO_PORT, KEY0_GPIO_PIN) /* <20><>ȡKEY0<59><30><EFBFBD><EFBFBD> */
|
|||
|
|
#define KEY1 HAL_GPIO_ReadPin(KEY1_GPIO_PORT, KEY1_GPIO_PIN) /* <20><>ȡKEY1<59><31><EFBFBD><EFBFBD> */
|
|||
|
|
#define KEY2 HAL_GPIO_ReadPin(KEY2_GPIO_PORT, KEY2_GPIO_PIN) /* <20><>ȡKEY2<59><32><EFBFBD><EFBFBD> */
|
|||
|
|
#define WK_UP HAL_GPIO_ReadPin(WKUP_GPIO_PORT, WKUP_GPIO_PIN) /* <20><>ȡWKUP<55><50><EFBFBD><EFBFBD> */
|
|||
|
|
|
|||
|
|
|
|||
|
|
#define KEY0_PRES 1 /* KEY0<59><30><EFBFBD><EFBFBD> */
|
|||
|
|
#define KEY1_PRES 2 /* KEY1<59><31><EFBFBD><EFBFBD> */
|
|||
|
|
#define KEY2_PRES 3 /* KEY2<59><32><EFBFBD><EFBFBD> */
|
|||
|
|
#define WKUP_PRES 4 /* KEY_UP<55><50><EFBFBD><EFBFBD>(<28><>WK_UP) */
|
|||
|
|
|
|||
|
|
void key_init(void); /* <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʼ<EFBFBD><CABC><EFBFBD><EFBFBD><EFBFBD><EFBFBD> */
|
|||
|
|
uint8_t key_scan(uint8_t mode); /* <20><><EFBFBD><EFBFBD>ɨ<EFBFBD>躯<EFBFBD><E8BAAF> */
|
|||
|
|
|
|||
|
|
#endif
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|