89 lines
2.3 KiB
C
89 lines
2.3 KiB
C
|
/**
|
|||
|
|
****************************************************************************************************
|
|||
|
|
* @file exti.h
|
|||
|
|
* @author <EFBFBD><EFBFBD><EFBFBD><EFBFBD>ԭ<EFBFBD><EFBFBD><EFBFBD>Ŷ<EFBFBD>(ALIENTEK)
|
|||
|
|
* @version V1.0
|
|||
|
|
* @date 2021-10-14
|
|||
|
|
* @brief <EFBFBD>ⲿ<EFBFBD>ж<EFBFBD> <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
* @license Copyright (c) 2020-2032, <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ӿƼ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>˾
|
|||
|
|
****************************************************************************************************
|
|||
|
|
* @attention
|
|||
|
|
*
|
|||
|
|
* ʵ<EFBFBD><EFBFBD>ƽ̨:<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ԭ<EFBFBD><EFBFBD> ̽<EFBFBD><EFBFBD><EFBFBD><EFBFBD> F407<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ƶ:www.yuanzige.com
|
|||
|
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>̳:www.openedv.com
|
|||
|
|
* <EFBFBD><EFBFBD>˾<EFBFBD><EFBFBD>ַ:www.alientek.com
|
|||
|
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ַ:openedv.taobao.com
|
|||
|
|
*
|
|||
|
|
* <EFBFBD><EFBFBD>˵<EFBFBD><EFBFBD>
|
|||
|
|
* V1.0 20211014
|
|||
|
|
* <EFBFBD><EFBFBD>һ<EFBFBD>η<EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
****************************************************************************************************
|
|||
|
|
*/
|
|||
|
|
|
|||
|
|
#ifndef __EXTI_H
|
|||
|
|
#define __EXTI_H
|
|||
|
|
|
|||
|
|
#include "./SYSTEM/sys/sys.h"
|
|||
|
|
|
|||
|
|
|
|||
|
|
/******************************************************************************************/
|
|||
|
|
/* <20><><EFBFBD><EFBFBD> <20><> <20>жϱ<D0B6><CFB1><EFBFBD> & <20>жϷ<D0B6><CFB7><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD> */
|
|||
|
|
|
|||
|
|
#define KEY0_INT_GPIO_PORT GPIOE
|
|||
|
|
#define KEY0_INT_GPIO_PIN GPIO_PIN_4
|
|||
|
|
#define KEY0_INT_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOE_CLK_ENABLE(); }while(0) /* PE<50><45>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
#define KEY0_INT_IRQn EXTI4_IRQn
|
|||
|
|
#define KEY0_INT_IRQHandler EXTI4_IRQHandler
|
|||
|
|
|
|||
|
|
#define KEY1_INT_GPIO_PORT GPIOE
|
|||
|
|
#define KEY1_INT_GPIO_PIN GPIO_PIN_3
|
|||
|
|
#define KEY1_INT_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOE_CLK_ENABLE(); }while(0) /* PE<50><45>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
#define KEY1_INT_IRQn EXTI3_IRQn
|
|||
|
|
#define KEY1_INT_IRQHandler EXTI3_IRQHandler
|
|||
|
|
|
|||
|
|
#define KEY2_INT_GPIO_PORT GPIOE
|
|||
|
|
#define KEY2_INT_GPIO_PIN GPIO_PIN_2
|
|||
|
|
#define KEY2_INT_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOE_CLK_ENABLE(); }while(0) /* PE<50><45>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
#define KEY2_INT_IRQn EXTI2_IRQn
|
|||
|
|
#define KEY2_INT_IRQHandler EXTI2_IRQHandler
|
|||
|
|
|
|||
|
|
#define WKUP_INT_GPIO_PORT GPIOA
|
|||
|
|
#define WKUP_INT_GPIO_PIN GPIO_PIN_0
|
|||
|
|
#define WKUP_INT_GPIO_CLK_ENABLE() do{ __HAL_RCC_GPIOA_CLK_ENABLE(); }while(0) /* PA<50><41>ʱ<EFBFBD><CAB1>ʹ<EFBFBD><CAB9> */
|
|||
|
|
#define WKUP_INT_IRQn EXTI0_IRQn
|
|||
|
|
#define WKUP_INT_IRQHandler EXTI0_IRQHandler
|
|||
|
|
|
|||
|
|
/******************************************************************************************/
|
|||
|
|
|
|||
|
|
|
|||
|
|
void extix_init(void); /* <20>ⲿ<EFBFBD>жϳ<D0B6>ʼ<EFBFBD><CABC> */
|
|||
|
|
|
|||
|
|
#endif
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|
|||
|
|
|